BU9833GUL-W (2Kbit)
Datasheet
● WP valid timing (write cancel)
WP is usually to “H” or “L”, but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing.
During write cycle execution, in cancel valid area, by setting WP = “H”, write cycle can be cancelled. In both byte write cycle
and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data (in page
write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don’t care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise
of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP = “H” during
tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Figure
42.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).
·Rise of D0 taken clock
SCL
SCL
·Rise of SDA
SDA
D1
D0
ACK
SDA
D0
ACK
Enlarged view
Enlarged view
T Slave A Word
C D7 D6 D5 D4 D3 D2 D1 D0
A
T
SDA
S
A
C
R address K address K
L L
A
C
K
L
Data
A
C
K
L
S
T
O
P
tWR
WP
WP cancel invalid area
WP cancel valid area
Data is not written
Write forced end
Data not
guaranteed
Figure 42. WP valid timing
● Command cancel by start condition and stop condition
During command input, by continuously inputting start condition and stop condition, command can be cancelled.
(Refer to Figure 43.)
However, in ACK output area and during data read, SDA bus may output “L”, and in this case, start condition and stop
condition cannot be input, so reset is not available. Therefore, execute software reset. and when command is cancelled by
start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not
determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in
succession, carry out random read cycle.
SCL
SDA
1
0
1
0
Start condition
Stop condition
Figure 43. Case of cancel by start, stop condition during slave address input
www.rohm.com
? 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111 ? 15 ? 001
17/24
TSZ02201-0R2R0G100450-1-2
04.SEP.2012 Rev.001
相关PDF资料
BU9844GUL-WE2 IC EEPROM 16KBIT 2WIRE VCSP50L1
BU9847GUL-WE2 IC EEPROM 4KBIT 2WIRE VCSP50L1
BU9880GUL-WE2 IC EEPROM 64KBIT 2WIRE VCSP50L1
BU9882FV-WE2 IC EEPROM 2KBIT 400KHZ 14SSOP
BU9883FV-WE2 IC EEPROM 6KBIT 400KHZ SSOP16
BU9889GUL-WE2 IC EEPROM 8KBIT 2WIRE VCSP50L1
BU9891GUL-WE2 IC EEPROM 4KBIT VCSP T/R
BU9897GUL-WE2 IC EEPROM SERIAL VCSP50L2
相关代理商/技术参数
BU9844GUL-W 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS
BU9844GUL-W_10 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS
BU9844GUL-WE2 功能描述:电可擦除可编程只读存储器 电可擦除可编程只读存储器 Serial-2Wire 16Kb RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
BU9847GUL-W 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS
BU9847GUL-W_10 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS
BU9847GUL-WE2 功能描述:电可擦除可编程只读存储器 电可擦除可编程只读存储器 Serial-2Wire 4Kb RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
BU98570CH-3BW 制造商:ROHM 制造商全称:Rohm 功能描述:65,536 Colors 98RGB x 70 STN LCD control driver
BU98582CH-3BW 制造商:ROHM 制造商全称:Rohm 功能描述:65,536 Colors 104RGB x 82 STN LCD control driver